Abstract-This paper characterizes and models the effects of total ionizing dose (TID) up to 1 Grad(SiO 2 ) on the drain leakage current of nMOSFETs fabricated with a commercial 28-nm bulk CMOS process. Experimental comparisons among individual nMOSFETs of various sizes provide insight into the TID-induced lateral parasitic devices, which contribute the most to the significant increase up to four orders of magnitude in the drain leakage current. We introduce a semiempirical physicsbased approach using only three parameters to model the parallel parasitic and total drain leakage current as a function of TID. Taking into account the gate independence of the drain leakage current at high TID levels, we model the lateral parasitic device as a gateless charge-controlled device by using the simplified chargebased Enz-Krummenaker-Vittoz (EKV) MOSFET model. This approach enables us to extract the equivalent density of trapped charges related to the shallow trench isolation oxides. The adopted simplified EKV MOSFET model indicates the weak inversion operation of the lateral parasitic devices.
unprecedented radiation level up to 1 Grad(SiO 2 ) of total ionizing dose (TID) and 10 16 neutrons/cm 2 of hadron fluence over 10 years of operation [1] . To ensure long-term reliable performance, the HL-LHC will require highly improved tracking systems with higher bandwidth and more radiationtolerant front-end (FE) electronics [2] , [3] . The aggressive downscaling of CMOS technologies brings a higher operation speed and an extended circuit functionality [4] , [5] . Moreover, the introduced ultrascaled gate oxides suppress the relevant TID-induced charge buildup and reduce the susceptibility to TID effects [6] , [7] . However, at ultrahigh TID levels, effects on parasitic oxides, such as shallow trench isolation (STI) oxides and spacer oxides, often dominate the radiation response of nanoscale CMOS technologies [8] , [9] . With the perspective of using ultrascaled CMOS technologies in the future radiation-tolerant tracking systems, we have been characterizing the radiation tolerance of a commercial 28-nm bulk CMOS process up to 1 Grad(SiO 2 ) of TID [10] , [11] and modeling the observed effects for supporting radiation-tolerant circuit designs [12] . Static measurements on our 28-nm bulk MOSFETs demonstrate an improved radiation tolerance at the switched-on region, whereas most of the irradiated n-type MOSFETs undergo a significant increase in the drain leakage current [10] , [11] . To characterize these effects, we have introduced the simplified charge-based Enz-KrummenakerVittoz (EKV) MOSFET model in [12] to describe the largeand small-signal characteristics. We are currently developing physics-based models of TID effects on bulk MOSFETs that can ultimately be implemented into the BSIM6 compact model for the design of radiation-tolerant circuits. Among all the various effects of TID on bulk MOSFETs, the significant increase of the drain leakage current observed for n-type MOSFETs is certainly the most important to model. Most of the other effects such as threshold voltage shift can be compensated by proper circuit biasing techniques. This paper, therefore, focuses on modeling the TID-induced drain leakage current by means of a gateless charge-controlled model similar to the simplified charge-based EKV MOSFET model. The significant increase in the drain leakage current is mainly attributed to the radiation-induced charge trapping in relatively thick STI oxides. For an nMOSFET, trapped holes in STI oxides can invert the p-type substrate along the STI sidewalls and open two parallel parasitic leakage paths [13] [14] [15] [16] . 0018 -9499 © 2018 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. This allows two parallel leakage components to flow from drain to source, even when the main nMOSFET is switched off, as shown in Fig. 1 . The situation becomes even worse for a multifinger nMOSFET because the total parasitic drain-tosource leakage current scales with the number of fingers [17] , as shown in Fig. 2 . This radiation-induced leakage current questions the main advantage of nanoscale CMOS technologies, i.e., low power consumption [18] . In contrast, for a pMOSFET, trapped holes in STI oxides tend to accumulate electrons at the surface of the n-type substrate and prevent the formation of p-type channels. Therefore, the drain leakage current of the irradiated pMOSFETs is not an issue, as shown in [11] .
This paper characterizes and models, in detail, the effects of TID up to 1 Grad(SiO 2 ) on the drain leakage current of nMOSFETs. To the best of our knowledge, no publication has been devoted from the perspective of both experiment and modeling to the impact of such high TID levels on the drain leakage current of this commercial 28-nm bulk CMOS process. We propose a semiempirical physics-based approach with only three parameters to model the parallel parasitic and total drain leakage current as a function of TID. The lateral parasitic device has been investigated using TCAD device simulations [19] [20] [21] , compact models [22] , or a combination of these two approaches [16] , [23] . However, these models involve complex device structures and intensive analytical computations. We aim at a simpler approach for evaluating the TID-induced drain leakage current. Taking into account the gate independence of the drain leakage current at high TID levels, we propose modeling the lateral parasitic device as a gateless charge-controlled device by using the simplified charge-based EKV MOSFET model.
II. EXPERIMENTAL DETAILS
Test chips with a matrix of individual MOSFETs were fabricated with a commercial 28-nm bulk CMOS technology, which allows the width per finger W F from 100 nm to 3 μm and the length L n from 30 nm to 1 μm. We explore standard single-finger and multifinger nMOSFETs of various sizes for identifying the dominant components of drain leakage current at different TID levels and the favorable device geometry for radiation-tolerant applications. Each chip has only one transistor of each size. However, a brief comparison of the same size of transistors on different chips demonstrates the repeatability of our measurement results. Enclosed-layout transistors are often used for isolating the effects of TID on STI oxides [8] , [9] . However, the strict design rules of this commercial 28-nm bulk CMOS process exclude such special structures.
Chips were irradiated at CERN's in-house 10-keV X-ray irradiation system (Seifert RP149) at room temperature (300 K). Reference [8] shows that the conducting bias condition V GB = V DS = V DD is the real worst bias case for commercial 65-nm bulk nMOSFETs from the same foundry, where V GB is the gate-to-bulk voltage, V DS is the drainto-source voltage, and V DD is the nominal voltage supply. This is different from the historical worst bias case, i.e., the switched-on bias condition V GB = V DD and V DS = 0 [24] . Nevertheless, these two bias conditions induce no big difference in the drain leakage current of our 28-nm bulk MOSFETs [25] . Moreover, in most analog circuits and particularly the analog FE electronics, MOSFETs are biased in saturation with a nonzero V DS except the switches working at a zero V DS . To reproduce as closely as possible the realistic bias condition, we used the conducting bias condition.
Single-finger and multifinger nMOSFETs were irradiated up to 1 Grad(SiO 2 ) with steps of 0, 0.5, 1, 5, 10, 50, 100, 200, 400, 600, 800, and 1000 Mrad at a dose rate of 8.82 and 10 Mrad/h(SiO 2 ), respectively. These two dose rates are quite similar and make no big difference in terms of TID effects on our 28-nm bulk MOSFETs. Immediately after each TID step, static measurements were performed with the Keithley 4200-SCS Parameter Analyzer. As oxidetrapped charges anneal with time [26] , we chose a voltage step of 25 mV as a suitable compromise between limiting the measurement duration and providing a sufficient measurement resolution. Reference [11] shows the relatively slow oxidetrapped charge annealing at room temperature for our 28-nm bulk MOSFETs. This allows us to neglect the annealing effects that happened during less than one hour of measurements. More measurement details can be found in [10] and [11] . Furthermore, the drain leakage current of single-finger nMOSFETs presents a width independence and a length dependence. At high TID levels, single-finger nMOSFETs of the same length (L n = 1 μm), as shown in Fig. 3 (a) and (b), exhibit a close amount of drain leakage current. However, those of the same width (W n = 3 μm) but different lengths, as shown in Fig. 3 (a) and (c), display different values of drain leakage current. This width independence and length dependence jointly indicate the dominant contribution of the lateral parasitic devices.
In addition to the gate length dependence, the drain leakage current is also proportional to the number of fingers. At high TID levels, multifinger nMOSFETs of the same gate length and the same number of fingers (L n = 100 μm and N F = 4), as shown in Fig. 3(d) and (e), present almost the same amount of drain leakage current. However, those of the same device geometry (W n /L n = 12 μm/100 nm), as shown in Fig. 3 (d) and (f), have the drain leakage current proportional to the number of fingers. This scalability with the number of fingers confirms the primary contribution of the lateral parasitic devices.
Even though the increase in the drain leakage current slows down at relatively high TID levels, we do not see the rebound effects of interface-trapped charges [13] . For the tested 28-nm bulk nMOSFETs, trapped holes in STI oxides, therefore, play a more important role than charges trapped at silicon/STI interfaces.
IV. MODELING OF THE DRAIN LEAKAGE CURRENT
This paper mainly studies single-finger nMOSFETs at the four corners of the W n versus L n plot, the multifinger nMOSFET with W n = 3 μm and N F = 4, and those with W n = 12 μm and N F = 4, 6, 8, and 12. The total drain leakage current I Dleak is extracted at a constant V GB − V T0 from the transfer characteristics. Figs. 4(a) and 5(a) plot the extracted I Dleak of single-finger and multifinger nMOSFETs as closed markers, respectively. The tested nMOSFETs of the same gate length and the same number of fingers exhibit a close amount of I Dleak . This confirms the width independence, the length dependence, and the dependence on the number of fingers, demonstrating the main contribution of the lateral parasitic devices. The log-lin plots with closed markers in Figs. 4(b) and 5(b) show that the significant increase in I Dleak mostly happens before 200 Mrad of TID. Afterward, the increase tends to slow down. This might be due to the saturation effect of STI-related trapped charges [27] .
I Dleak comes from the main nMOSFET (I Dleak.main ) and the lateral parasitic devices (2N F I Dleak.par )
The drain leakage current of the main nMOSFET I Dleak.main is mainly composed of the drain-to-gate tunneling current, the gate-induced drain leakage current, and the subthreshold current [28] . These leakage components are as a function of the threshold voltage V T0 , which is among the most TID-sensitive device parameters. Plotting I D versus V GB -V T0 isolates the effects of the TID-induced V T0 shift. I Dleak extracted at a constant V GB −V T0 with respect to TID therefore has almost the same contribution from the main nMOSFET. In addition, the substantial increase in I Dleak is mostly the contribution of the lateral devices, which allows us to assume a constant I Dleak.main , as confirmed by the plateau at low TID levels (< ∼ 1 Mrad) in Figs. 4(a) and 5(a). Prior to irradiation, neither the oxide-trapped charge density from the semiconductor processing nor the fringing field from the gate bias is high enough to induce the parasitic leakage paths in parallel with the main channel or a total parasitic drain-tosource leakage current comparable to I Dleak.main [29] . This allows us to neglect the parallel parasitic drain-to-source leakage current before irradiation. Therefore, the preirradiation drain leakage current I Dleak0 , as plotted by dashed lines in Figs. 4(a) and 5(a), measures I Dleak.main . Solving (1) gives the average parasitic drain-tosource leakage current I Dleak.par
Closed markers in Figs. 4(c) and 5(c) exhibit a significant increase in I Dleak.par . Moreover, the lateral parasitic devices in parallel with the main nMOSFETs of the same gate length have almost the same contribution to I Dleak . I Dleak.par of longchannel parasitic devices is actually linearly dependent on 1/L n , as shown in Fig. 4(d) . The shortest gate length L n = 30 nm falls beyond the linear fit due to short-channel effects. The linearity in Fig. 5(d) evidences the scaling property of the total parasitic drain-to-source leakage current with the number of fingers. Considering the constant I Dleak.main at all TID steps and the linear relation between I Dleak and TID in log-log scale at high TID levels, as shown in Figs. 4(a) and 5(a), we propose a simple semiempirical physics-based model for the total drain leakage current I Dleak
where TID crit is the critical total dose at which the lateral parasitic devices contribute the same amount of current as the main nMOSFET and k is the slope of the log-log plot at relatively high TID levels calculated by (log 10 I Dleak2.par − log 10 I Dleak1.par )/(log 10 TID 2 − log 10 TID 1 ) with two sets of data I Dleak1.par (TID 1 ) and I Dleak2.par (TID 2 ). Solving (2) and (3) produces the model for the parallel parasitic drain-to-source leakage current I Dleak.par
Fitting (3) with measurement results determines the values of TID crit and k. Together with I Dleak0 , model parameters are listed in Table I . The power k is the same for nMOSFETs Equivalent circuit of an irradiated nMOSFET with two gateindependent lateral parasitic devices (left) and 3-D schematic of the irradiated nMOSFET with two parallel parasitic leakage paths formed by uniformly distributed trapped charges related to STI oxides (right).
of the same length, whereas the preirradiation drain leakage current I Dleak0 and the critical total dose TID crit depend on the device geometry and the number of fingers. Model results are plotted as solid lines in Figs. 4 and 5. Using only three parameters, the proposed semiempirical physics-based model demonstrates a good agreement with measurement results. This efficiency makes it a practical method of evaluating the parallel parasitic and total drain leakage current with respect to TID. TID crit indicates the TID level, above which the lateral parasitic devices contribute the most to the total drain leakage current I Dleak . Recent measurements show the independence of the parallel parasitic drain-to-source leakage current I Dleak.par on the applied V DS during irradiation. This demonstrates the promising use of this model in accurately predicting the drain leakage current of nMOSFETs working across the whole range of V DS from zero to V DD . By extracting the corresponding values of three model parameters, we can apply this model easily to alternative CMOS technologies.
V. MODELING THE LATERAL PARASITIC DEVICE AS A GATELESS CHARGE-CONTROLLED DEVICE

A. Equivalent Structure for the Lateral Parasitic Device
At high TID levels, the drain current at low values of overdrive voltage is independent of the gate bias, as shown in Fig. 3 . This weak or negligible gate control is the one distinctive feature of the lateral parasitic device. It is the STI-related trapped charges that modify the surface potential of the edge channel and control the mobile charge density of the lateral parasitic device. This motivates us to model the lateral parasitic device as a gateless charge-controlled device, as shown by the equivalent circuit in Fig. 6 . Since this lateral parasitic device has no gate control and is fully controlled by STI-related trapped charges, we name it as n-QFET.
The applied bias and the dynamic charge movement during irradiation make the electrical condition inside the device complex. This results in a nonuniform charge buildup related to STI oxides [19] , [20] . Moreover, the complex channel doping engineering has been widely used in modern CMOS technologies, including the retrograde well for preventing the latch-up effect, the threshold voltage adjustment by ion implant at the surface, the lightly doped drain for suppressing the hot carrier degradation, and the halo implant for inhibiting the punch through effect [30] . This leads to a nonuniform doping profile [16] , [19] , as illustrated in Fig. 1 . Both aspects influence the electrical characteristics of the lateral parasitic n-QFET.
To simplify the modeling task, we introduce an equivalent structure for the lateral parasitic n-QFET, as illustrated in Fig. 6 . It has a uniform channel doping concentration (N b ) that is the same as the main channel. It also has an equivalent STI-related trapped-charge density Q oxeq = qN oxeq that models the complex charge distribution
where Q ox (x, y) is the local STI-related trapped-charge density, W n.par is the local width, L n.par is the local length, W neq is the equivalent channel width, and L neq is the equivalent channel length. The equivalent STI-related trapped-charge density Q oxeq is uniform over a certain width W neq and a certain length L neq . I Dleak.par is assumed above the bottom of source and drain extensions. It is then straightforward to assume L neq equal to the gate length of the main channel L n and W neq equal to the junction depth of source and drain extensions X j , where L n and X j are the two known parameters.
B. Utilization of the Simplified EKV MOSFET Model
The simplified EKV MOSFET model is able to fully describe large-and small-signal characteristics over a wide range of bias from weak via moderate to strong inversion with only four parameters, i.e., the slope factor n, the specific current I spec , the velocity saturation (VS) parameter λ c , and the threshold voltage V T0 . References [12] , [31] , and [32] have verified the applicability of this model for this commercial 28-nm bulk CMOS process. Since the gateless chargecontrolled concept involves no gate voltage or gate oxide capacitance, we need to modify the simplified EKV MOSFET model for the lateral parasitic n-QFET.
Solving Gauss's law and Poisson's equation gives the relation between the local silicon charge density Q si and the surface potential Ψ s where Γ b.par = √ 2q si N b is defined as the substrate modulation factor, q is the elementary charge, si is the silicon permittivity, U T = kT/q is the thermal voltage, k is Boltzmann's constant, T is the temperature, Φ F = U T ln(N b /n i ) is the Fermi potential, n i is the intrinsic carrier concentration, V ch is the channel voltage equal to V S at source and V D at drain, and V S and V D are the source and drain voltages, respectively. Note that in [33] , the substrate modulation factor is defined as
where C ox is the gate oxide capacitance.
The charge neutrality condition provides the key bridge between STI-related trapped-charge density and total silicon charge density
Solving (6) and (7) gives the link between Q oxeq and Ψ s . Fig. 7 shows that for a higher channel doping concentration, a higher STI-related trapped-charge density is needed to switch on the lateral parasitic n-QFET. Since N b = 3.7 × 10 18 cm −3 and Φ F = 0.5 V for our 28-nm bulk nMOSFETs, N oxeq needs to be higher than 4.94 × 10 12 cm −2 to bias the lateral parasitic n-QFET in weak inversion (Φ F < Ψ s < 2Φ F ) and 7.06 × 10 12 cm −2 in strong inversion (Ψ s ≥ 2Φ F ). Therefore, we expect that advanced bulk CMOS technologies, which have a higher channel doping concentration, can withstand a much higher TID before having enough STI-related trapped charges to switch on the lateral parasitic n-QFET. The charge-sheet approximation gives the expression of depletion charge density
As shown in Fig. 8 , C d slightly depends on Ψ s in inversion operation. This enables us to linearize the depletion charge density Q b , as shown by the approximated red dashed line in Fig. 8 . The length of the vertical doublearrowheaded line in Fig. 8 represents the mobile charge density Q m = −Q oxeq −Q b that can be linearized in inversion region as
where Ψ P.par is the pinch-off potential. Once Ψ s reaches Ψ P.par , Q m becomes 0 and Q b equals to −Q oxeq , which gives the expression of Ψ P.par : [33], the slope factor n is defined as n
Under the flatband condition, Ψ s and Q m equal to zero. Combining (8) and (9) and following the steps from [31, eqs. (3.40)-(3.48)] with the redefined parameters, we obtain the charge-voltage relation
where q s = Q iS /Q spec.par is the normalized mobile charge density at source, q d = Q iD /Q spec.par is the normalized mobile charge density at drain, Q iS and Q iD are the mobile charge densities at source and drain, respectively, Q spec.par = −2C d U T is the specific charge, v p.par = V P.par /U T is the normalized pinch-off voltage, Adopting the drift-diffusion model
Q m dV ch , we obtain the charge-current relation
where i f = I F /I spec.par is the normalized forward current, i r = I R /I spec.par is the normalized reverse current, I F and I R are the forward and reverse currents, respectively, I spec.par = 2μ n C d U 2 T W neq /L n is the specific current, and μ n is the lowfield electron mobility that is assumed equal to that of the main nMOSFET. The parallel parasitic drain-to-source leakage current I Dleak.par is the difference between the forward current I F and the reverse current I R . Since the reverse current I R is negligible in saturation, combining (10) and (11) and neglecting I R leads to the current-voltage relation (12) where i dleak.par = I Dleak.par /I spec.par is the normalized parasitic leakage current. Taking into account the VS effect, the current-voltage relation for short-channel parasitic n-QFETs becomes [34] v p.par − v s
where λ c = L sat /L n is the VS parameter and L sat corresponds to the section of the channel where the carrier drift velocity saturates. L sat is assumed equal to that of the main nMOSFET. The proposed charge-controlled concept is similar to the work of Zebrev et al. [35] . However, the work of Zebrev et al. [35] focuses on the interdevice parasitic leakage current underneath the STI oxide between the n-well of a pMOSFET and the source/drain of the nearby nMOSFET, whereas our work focuses on the intradevice parasitic leakage current along the STI sidewalls in parallel with the main n-type channel. Moreover, the work of Zebrev et al. [35] is limited to the linear operation and validated at low TID levels (krad), whereas our approach is able to cover the parallel parasitic drain-to-source leakage current from linear to saturation and extends to rather high TID levels up to 1 Grad.
C. Extraction of the Equivalent Density of STI-Related Trapped Charges
Solving (2) with (12) or (13), we extract the equivalent density of STI-related trapped charges N oxeq from measurement results. Combining (4) with (12) or (13), we obtain the N oxeq predicted by the proposed models. The square of the extracted and modeled N oxeq are plotted as closed markers and solid lines in Fig. 9(a) and (b) , respectively. Model results are in a good agreement with the extraction. The lateral parasitic n-QFETs of the same length have the same amount of STIrelated trapped charges, which is consistent with their close amount of parallel parasitic drain-to-source leakage current.
D. Weak Inversion Approximation
As mentioned in Section V-B, N oxeq needs to be higher than 7.06 × 10 12 cm −2 for Ψ s to be higher than 2Φ F and to bias the parasitic n-QFET in strong inversion. However, as shown in Fig. 9(a) and (b) , the highest value of N oxeq is around 6.95 × 10 12 cm −2 . This meets our intuition that even after 1 Grad(SiO 2 ) of TID, the lateral parasitic n-QFET still works in weak inversion and might eventually enter the moderate inversion. Therefore, we consider only the weak inversion operation for an approximated solution to the equivalent density of STI-related trapped charges. Now, we focus on the logarithmic term of (10) 
Introducing it into the drift-diffusion model gives
Solving the integral gives the parallel parasitic drain-to-source leakage current in weak inversion I Dleak.par
Since V D > V P.par in saturation, I Dleak.par is finally modeled as
Combining (4) and (16), replacing V P.par with Q 2 oxeq /Γ 2 b.par − 2Φ F −(ln 2)U T , and including the VS parameter λ c , we obtain the approximated solution for STI-related trapped-charge density
Setting λ c to zero leads to the long-channel model. The square of the extracted and modeled N oxeq using the weak inversion approximation are plotted as open markers and dashed lines in Fig. 9(c) and (d) , respectively. The weak inversion approximation presents almost the same results as the full simplified EKV MOSFET model, except the slight mismatch at ultrahigh TID levels where the lateral parasitic n-QFET approaches the moderate inversion. In addition, the straight lines fit the relation of Q 2 oxeq ∝ k ln(TID/TID crit ) in (17) . The weak inversion model is, therefore, a very good approximation for the parallel parasitic drain-to-source leakage current.
Replacing all defined terms in (16) 
The parallel parasitic drain-to-source leakage current I Dleak.par increases exponentially with the square of STI-related trappedcharge density Q 2 oxeq , as shown by the straight lines in the log-lin plots in Fig. 10 . For a higher channel doping concentration N b , the lateral parasitic n-QFET needs a higher Q oxeq to reach the same amount of I Dleak.par . Advanced CMOS technologies with a higher channel doping concentration are, therefore, advantageous in terms of radiation-induced static power consumption.
VI. CONCLUSION
This paper characterizes and models the effects of TID up to 1 Grad(SiO 2 ) on the drain leakage current of nMOSFETs fabricated with a commercial 28-nm bulk CMOS process. Static measurements demonstrate a significant increase up to four orders of magnitude in the drain leakage current. At high TID levels, the drain leakage current is independent of the width but dependent on the length and the number of fingers, indicating the dominant contribution of the TID-induced lateral parasitic devices.
We model the parallel parasitic and total drain leakage current as a function of TID with a semiempirical physicsbased approach. Using only three parameters, model results have a good agreement with measurements. One of those three parameters is the critical total dose that is defined as the TID, above which the parallel parasitic drain-to-source leakage current dominates the total drain leakage current. This model provides a practical way of predicting the parallel parasitic drain-to-source leakage current.
Owing to the gate independence of the drain leakage current at high TID levels, we model the lateral parasitic device as a gateless device that is fully controlled by STI-related trapped charges. The simplified charge-based EKV MOSFET model indicates that even at 1 Grad, the STI-related trapped-charge density is not high enough to bias the lateral parasitic device in strong inversion. The weak inversion approximation gives a direct link between the STI-related trapped-charge density and the parallel parasitic drain-to-source leakage current, indicating the advantage of a higher channel doping concentration in terms of radiation-induced static power consumption.
